

TITLE	Page
Cover Sheet	1
Block Diagram	2
CPU-CLK/Control/MISC/PEG/Memory	3 ~ 5
CPU - Power / GND	6 ~ 7
DDR4 U - DIMM	8 ~ 11
PCH - LPC / SPI / SMBUS / MISC	12
PCH - Clock / Audio / DISPLAY	13
PCH - DMI / PCIe / USB / SATA	14
PCH - GPIO / CNVi / RSVD	15
PCH POWER / GND / Strap	16 ~ 18
PCIe - SLOT	19 ~ 21
SATA	22
M.2_1 / M.2_2	23 ~ 24
SIO6687 / VBAT	25 ~ 27
FAN - CPU / Pump / System	28 ~ 31
AUDIO ALC1200	32 ~ 33
LAN - i219 / RTL8125B	34 ~ 35
HDMI / DP	36 ~ 37
USB POWER	38
USB 2.0 / 3.0 / 3.1 / PS2	39 ~ 46
ACPI	47
BIOS ROM	48
CPU Power-VCORE/VGT/SA/IO/VCCST	49 ~ 56
DDR / PCH POWER	57 ~ 59
PWR - Sequence	60
ATX Connector / F_Panel	61
JRGB / JRAINBOW / Other LED	62 ~ 65
Manual Parts	66
GPIO/Power MAP/Power Sequence	67 ~ 69
History	70

MS-7C81

CML Platform

ATX
Ver: 10

CPU:

Comet lake S 65W

Onboard Chip:

HD Audio Codec: ALC1200

LAN-Intel RTL8125B

SIO: NTC6687

Flash ROM: SPI 128 MB X1

Main Memory:

DDRIV (2666MHz) * 4 (Dual Channel)

PWM:

IMVP8 -RT3609BE

ACPI:

LDO

Expansion Slots:

PCI Express (X16) Slot * 1

PCI Express (X4) Slot * 1

PCI Express (X1) Slot * 2

M.2 Slot * 2

System Chipset:

B460 PCH_V

VGA Output:

HDMI Port

DP Port

Other:

SATA3.0 *6

USB2.0 *6

REAL USB3.1 Gen2 Type A

REAL USB3.1 Gen2 x2 Type C

REAL USB3.1 Gen1 LAN_USB

FRONT USB3.1 GEN1 TypeC

FRONT USB3.1 *2





MICRO-STAR INT'L CO.,LTD

MS-7C81

Size Custom	Document Description Cover Sheet	Rev 10
Date: Monday, April 06, 2020	Sheet 1 of 71	

MS-7C81 Block Diagram





CFG Strap

CFG Table

	HIGH	LOW	DESCRIPTION
0	No stall	Stall	PCU PEL lock
1		RSVD	
2	NORM	REVERSE	PEG_LANB_REVERSAL
3		RSVD	
4	DISABLE	ENABLE	eDP
5			PCIe Bifurcation
6			PCIe Bifurcation
7	Follow RESET#	Wait for BIOS	PEG TRAINING
8		RSVD	
9		RSVD	
10		RSVD	
11		RSVD	
12		RSVD	
13		RSVD	
14		RSVD	
15		RSVD	
16		RSVD	
17		RSVD	
18		RSVD	
19		RSVD	

ENABLE#	SLOT	SLOT	SLOT
X8	X4	X8	X4
0	0	X8	X4
0	1	X8	X0
1	0	X8	X8
1	1	X16	X0

CPU1C
CML-S

19 EXP_A_RXP_0	G12	PCIE_PEG_RXP0	PCIE_PEG_TXP0	A8	EXP_A_TXP_0 19
19 EXP_A_RXN_0	H12	PCIE_PEG_RXN0	PCIE_PEG_TXN0	B8	EXP_A_TXN_0 19
19 EXP_A_RXP_1	F11	PCIE_PEG_RXP1	PCIE_PEG_TXP1	B7	EXP_A_TXP_1 19
19 EXP_A_RXN_1	G11	PCIE_PEG_RXN1	PCIE_PEG_TXN1	C7	EXP_A_TXN_1 19
19 EXP_A_RXP_2	H10	PCIE_PEG_RXP2	PCIE_PEG_TXP2	A6	EXP_A_TXP_2 19
19 EXP_A_RXN_2	G10	PCIE_PEG_RXN2	PCIE_PEG_TXN2	A5	EXP_A_TXN_2 19
19 EXP_A_RXP_3	F9	PCIE_PEG_RXP3	PCIE_PEG_TXP3	B5	EXP_A_TXP_3 19
19 EXP_A_RXN_3	G9	PCIE_PEG_RXN3	PCIE_PEG_TXN3	B4	EXP_A_TXN_3 19
19 EXP_A_RXP_4	J9	PCIE_PEG_RXP4	PCIE_PEG_TXP4	C4	EXP_A_TXP_4 19
19 EXP_A_RXN_4	K9	PCIE_PEG_RXN4	PCIE_PEG_TXN4	C3	EXP_A_TXN_4 19
19 EXP_A_RXP_5	E7	PCIE_PEG_RXP5	PCIE_PEG_TXP5	D3	EXP_A_TXP_5 19
19 EXP_A_RXN_5	F6	PCIE_PEG_RXN5	PCIE_PEG_TXN5	D2	EXP_A_TXN_5 19
19 EXP_A_RXP_6	F5	PCIE_PEG_RXP6	PCIE_PEG_TXP6	E1	EXP_A_TXP_6 19
19 EXP_A_RXN_6	F5	PCIE_PEG_RXN6	PCIE_PEG_TXN6	E2	EXP_A_TXN_6 19
19 EXP_A_RXP_7	G7	PCIE_PEG_RXP7	PCIE_PEG_TXP7	F3	EXP_A_TXP_7 19
19 EXP_A_RXN_7	H6	PCIE_PEG_RXN7	PCIE_PEG_TXN7	F2	EXP_A_TXN_7 19
19 EXP_A_RXP_8	H6	PCIE_PEG_RXP8	PCIE_PEG_TXP8	G1	EXP_A_TXP_8 19
19 EXP_A_RXN_8	J6	PCIE_PEG_RXN8	PCIE_PEG_TXN8	H1	EXP_A_TXN_8 19
19 EXP_A_RXP_9	J6	PCIE_PEG_RXP9	PCIE_PEG_TXP9	H3	EXP_A_TXP_9 19
19 EXP_A_RXN_9	K6	PCIE_PEG_RXN9	PCIE_PEG_TXN9	J2	EXP_A_TXN_9 19
19 EXP_A_RXP_10	K6	PCIE_PEG_RXP10	PCIE_PEG_TXP10	J1	EXP_A_TXP_10 19
19 EXP_A_RXN_10	L6	PCIE_PEG_RXN10	PCIE_PEG_TXN10	K3	EXP_A_TXN_10 19
19 EXP_A_RXP_11	L7	PCIE_PEG_RXP11	PCIE_PEG_TXP11	K2	EXP_A_TXP_11 19
19 EXP_A_RXN_11	M5	PCIE_PEG_RXN11	PCIE_PEG_TXN11	L2	EXP_A_TXN_11 19
19 EXP_A_RXP_12	M6	PCIE_PEG_RXP12	PCIE_PEG_TXP12	L1	EXP_A_TXP_12 19
19 EXP_A_RXN_12	N6	PCIE_PEG_RXN12	PCIE_PEG_TXN12	M2	EXP_A_TXN_12 19
19 EXP_A_RXP_13	N7	PCIE_PEG_RXP13	PCIE_PEG_TXP13	M3	EXP_A_TXP_13 19
19 EXP_A_RXN_13	P6	PCIE_PEG_RXN13	PCIE_PEG_TXN13	N2	EXP_A_TXN_13 19
19 EXP_A_RXP_14	P6	PCIE_PEG_RXP14	PCIE_PEG_TXP14	N1	EXP_A_TXP_14 19
19 EXP_A_RXN_14	R6	PCIE_PEG_RXN14	PCIE_PEG_TXN14	P3	EXP_A_TXN_14 19
19 EXP_A_RXP_15	R7	PCIE_PEG_RXP15	PCIE_PEG_TXP15	P2	EXP_A_TXP_15 19
19 EXP_A_RXN_15	R7	PCIE_PEG_RXN15	PCIE_PEG_TXN15	P2	EXP_A_TXN_15 19

X H15 PCIE_PEG60_RXP0 PCIE_PEG60_TXP0 A12 X
X E15 PCIE_PEG60_RXN0 PCIE_PEG60_TXN0 B12 X
X F15 PCIE_PEG60_RXP1 PCIE_PEG60_TXP1 C11 X
X G14 PCIE_PEG60_RXN1 PCIE_PEG60_TXN1 C10 X
X H14 PCIE_PEG60_RXN2 PCIE_PEG60_TXN2 D10 X
X F13 PCIE_PEG60_RXP3 PCIE_PEG60_TXP3 C9 X
X G13 PCIE_PEG60_RXN3 PCIE_PEG60_TXN3

14 DMI_RXP0 DMI_RXN0 DMI_RXP1 DMI_RXN1 DMI_RXP2 DMI_RXN2 DMI_RXP3 DMI_RXN3
AD4 AD5 AD6 AD7 AD8 AC5 AC6 AB6 AB7
X AA7 DMI_RXP4 DMI_RXN4 DMI_RXP5 DMI_RXN5 DMI_RXP6 DMI_RXN6 DMI_RXP7 DMI_RXN7
X V6 X V7 X W6 X V4 X V5
X AA7 DMI_RXP4 DMI_RXN4 DMI_RXP5 DMI_RXN5 DMI_RXP6 DMI_RXN6 DMI_RXP7 DMI_RXN7

SOCKET1200-HF_1

CPU1D
CFL-S

X M15 EDP_TXP[0] DD11_TXP[0] F39 HDMI_DDPB_TX2_P 36
X M14 EDP_TXN[0] DD11_TXN[0] G40 HDMI_DDPB_TX2_N 36
X N15 EDP_TXP[1] DD11_TXP[1] G39 HDMI_DDPB_TX1_P 36
X N14 EDP_TXN[1] DD11_TXN[1] H38 HDMI_DDPB_TX1_N 36
X L14 EDP_TXP[2] DD11_TXP[2] H38 HDMI_DDPB_TX0_P 36
X L15 EDP_TXN[2] DD11_TXN[2] J39 HDMI_DDPB_TX0_N 36
X L13 EDP_TXP[3] DD11_TXP[3] J40 HDMI_DDPB_CLK_P 36
X K13 EDP_TXN[3] DD11_TXN[3] K39 HDMI_DDPB_CLK_N 36

X K12 EDP_AUXP DD11_AUXP K38 X
X K11 EDP_AUXN DD11_AUXN

X L37 DISP_UTILS DD12_TXP[0] F35 X
DD12_TXN[0] E36 X
DD12_TXP[1] E37 X
DD12_TXN[1] D37 X
DD12_TXP[2] G36 X
DD12_TXN[2] G37 X
DD12_TXP[3] H36 X
DD12_TXN[3] H35 X

DD12_AUXP DD12_AUXN

DD13_TXP[0] A37 DSP_DDPD_TXP0 37
DD13_TXN[0] B37 DSP_DDPD_TXN0 37
DD13_TXP[1] C38 DSP_DDPD_TXP1 37
DD13_TXN[1] D40 DSP_DDPD_TXN1 37
DD13_TXP[2] C40 DSP_DDPD_TXP2 37
DD13_TXN[2] E39 DSP_DDPD_TXN2 37
DD13_TXP[3] E40 DSP_DDPD_TXP3 37
DD13_TXN[3] B36 DSP_DDPD_TXN3 37

DD13_AUXP B36 DSP_DDPD_AUXP 37
DD13_AUXN C36 DSP_DDPD_AUXN 37

MEC1 XMEC1
MEC2 XMEC2
MEC3 XMEC3
MEC4 XMEC4
MEC5 XMEC5
MEC6 XMEC6
MEC7 XMEC7

LGA1151
SOCKET1200-HF_1

CPU1F
CML-S

TP42	K16	RSVD-01	RSVD-06	AH33	TP33
TP43	G16	RSVD-02	RSVD-07	AH32	TP38
TP47	H8	RSVD-03	RSVD-08	D8	TP44
TP32	AU32	RSVD-04	RSVD-09	F8	TP46
TP39	AN25	RSVD-05	RSVD-10	AL18	TP40
			RSVD-11	L33	TP29
TP16	B39	RSVD_TP-01	RSVD-12	M16	TP41
TP37	F33	RSVD_TP-02	RSVD-13	M33	TP36
TP51	J4	RSVD_TP-03	RSVD-14	N4	TP53
TP50	L4		RSVD-15	T33	TP30
TP45	P8	PCIE_PEG60_TP2	RSVD-16	E4	TP49
TP48	M8	PCIE_PEG60_TP1	RSVD-17	G4	TP52

SOCKET1200-HF_1





MICRO-STAR INT'L CO.,LTD


MS-7C81


Size Custom Document Description CPU-PEG/Display/RSD Rev 10


Date: Monday, April 06, 2020 Sheet 5 of 71





















20200220 R557 ~ R805 unstuff, R804 stuff, for LPC.



for S0ix




















RTC




LPC : 338
ESPI : 338.(default)

20200325: remove OR




Chassis Intrusion




MSI			
MICRO-STAR INT'L CO.,LTD			
MS-7C81			
Size	Document Description	Rev	
Custom	PCH-LPC/SP/SMBS/MISC	10	
Date: Monday, April 06, 2020		Sheet	12 of 71

PCH_CLK




PCH_AUDIO




MICRO-STAR INT'L CO.,LTD

MS-7C81


Size Custom	Document Description PCH-Clock/Audio	Rev 10
Date: Monday, April 06, 2020		Sheet 13 of 71








TOP Swap




Internal Pull-down is disabled after PCH_PWROK is high.

No Reboot




Internal Pull-down is disabled after PCH_PWROK is high.

TLS confidentiality




Internal Pull-down is disabled after RSMRST# de-assert.

Boot BIOS




Internal Pull-down is disabled after PCH_PWROK is high.

LPC eSPI Mode



Internal Pull-down is disabled after RSMRST# de-assert.

Reserved




ODT Disable

20200220 remove GPP_H15 strap, not for PCH-V.

DCI Enable


20200302 unstuff, CRB.




Internal Pull-down is disabled after RSMRST# de-assert.

Reserved

20200302 unstuff, CRB.




Flash Descriptor Security Override



0 : Enable security measures defined in the Flash Descriptor. (Default)
1 : DISABLE:Flash Descriitor Security(Override).

Internal Pull-down is disabled after PCH_PWROK is high.

ESPI FLASH SHARING MODE



Internal Pull-down is disabled after RSMRST# de-assert.

XTAL FREQUENCY SELECTION(CNV_BRI_DT)

This Signal has a Weak Internal Pull-down.
An External Pull-up is Required On this Strap Since 38.4 MHz XTAL is Not Supported On the PCH.
0 = 38.4 XTAL Frequency Selected. (Default)
1 = 24MHz XTAL Frequency Selected.

Modem Reference

Clock Source Select(CNV_RGI_DT)


A Weak External Pull-up is Required.
0 = Integrated CNVi Enable.
1 = Integrated CNVi Disable.

Notes: When a RF Companion Chip is Connected to The PCH CNVi Interface, The Device Internal Pull Down Resistor will Pull the Strap Load to Enable CNVi Interface.

1.8V VCCPSPI (GPP_J_9_CNV_MFUART2_TXD)

SELECT THE SPI BIOS FLASH INTERFACE OPERATING VOLTAGE
0 = VCCPSPI IS CONNECTED TO 3.3V RAIL - DEFAULT
1 = VCCPSPI IS CONNECTED TO 1.8V RAIL
PCH HAS INTERNAL 20K PD

Reserved



XTAL INPUT MODE??
0 = XTAL INPUT IS SINGLE-ENDED
1 = XTAL INPUT IS DIFFERENTIAL
PCH HAS INTERNAL 20K PD



MICRO-STAR INT'L CO.,LTD

MS-7C81

Size	Document Description	Rev
Custom	PCH-Strap	10
Date:	Monday, April 06, 2020	Sheet 18 of 71


PCI_Express X16 Slot

12V - 5.5A

VCC3 - 3A

3VSB- 375mA

SMBus ESD



PCI_Express X4 Slot


12V - 2.1A

VCC3 - 3A

3VSB - 375mA

X8 無鐵殼
footprint配合AVL: N11-0660011-L06使用SLOT_PCIEXP66P.

20200220: -
add for support TBT card.



MICRO-STAR INT'L CO.,LTD

MS-7C81



Size	Document Description	Rev
Custom	PCI SLOT (X4)	10
Date: Monday, April 06, 2020		
Sheet 20 of 71		

PCH PCIE X1 Slot

12V - 0.5A

VCC3 - 3A

3VSB - 375mA







MICRO-STAR INT'L CO.,LTD

MS-7C81

Size	Document Description	Rev
Custom	PCIE SLOT(X1)	10
Date: Monday, April 06, 2020		

Sheet 21 of 71

SATA Connector




MICRO-STAR INT'L CO.,LTD




MS-7C81

Size	Document Description	Rev
Custom	SATA Connector	10
Date: Monday, April 06, 2020	Sheet 22 of 71	


M.2 Connector



M.2 Connector



M.2_2_ON#
1: no device
0: have device




20200331:
M2_2_SEL pull high
VCC3 - 防switch漏電


To Switch
M2_2_SEL
1: PE3
0: M.2_2

BIOS_DIS_SW2	M2_2_SEL	M.2_2_ON#	Mode
GPI(1)	GPI(1)	1	AUTO(PE43)
GPI(1)	GPI(0)	0	AUTO(M.2_2)
0	1		PE3
0	0		M.2_2-PCIE

22 * 80




MICRO-STAR INT'L CO.,LTD		
MS-7C81		
Size	Document Description	Rev
Custom	M.2-SLOT2	10
Date: Monday, April 06, 2020		Sheet 24 of 71




LED SW1 for ALL LED OFF


B-C: LED ON(default)
B-A: LED OFF




Thermal



To SYSTEM




To PWM MOSFET




To CPU Socket

HW Monitor - Voltage

SIO HM Voltage Over 2V will Not Detect



VOLTAGE CONSOLE



0x26:RH=18K,RL=13K

UPI VOLTAGE CONSOLE

ADDRESS	0x2A	0x28	0x26	0x24	0x22	0x20
RH (KOhm)	OPEN	3.9	3	2.2	1.3	10
RL (KOhm)	10	1.3	2.3	3	3.9	OPEN
BUS_SEL	0%	25%	40%	60%	75%	100%




MICRO-STAR INT'L CO.,LTD

MS-7C81



Size	Document Description	Rev
Custom	SIO-NCT6687-2	10
Date:	Monday, April 06, 2020	Sheet 27 of 71

1.Mode GPIO BIOS can swtich PWM/DC MODE





TYPE M : 4 PIN CPU FAN USE NCT3961S USE PCH GPIO CONTROL FAN MODE

1.Mode GPIO BIOS can switch PWM/DC MODE



TYPE M : 4 PIN CPU FAN USE NCT3961S USE PCH GPIO CONTROL FAN MODE


1.Mode GPIO BIOS can switch PWM/DC MODE




TYPE M : 4 PIN CPU FAN USE NCT3961S USE PCH GPIO CONTROL FAN MODE




1.Mode GPIO BIOS can switch PWM/DC MODE

20200324 re add




ALC1200






D0G-2710510-I05
Close to Front panel
ESD protect
D0G-2710510-I05
AVL:D0G-2950500-SIO



De-POP circuit


20200224 remove de-pop circuit.
20200318 0R change to SPD.





LAN Connector




For EMI



UL1&UL2 close to connector



Do not pair MDI0 and MDI1 on the same TVSdevice (avoid LAN POE connecting issue). Otherpairing combination is ok.




Note: These caps closed to PHY




MICRO-STAR INT'L CO.,LTD			
MS-7C81			
Size Custom	Document Description Intel Lan- i219		Rev 1
Date: Monday, April 06, 2020		Sheet 34	of 71

Realtek Lan1-RTL8125B(2.5G)









HDMI 1.4b

HDMI, DVI : 1920x1200 at 60 Hz (16:10 WUXGA)




Rt


Cost Reduce Level Shifter




Hot Plug



For EMI



For EMI



Close to U21








0B版可以考慮是否刪除這4顆電阻




MICRO-STAR INT'L CO.,LTD

MS-7C81



Size	Document Description	Rev
Custom	HDMI Connector	10
Date: Monday, April 06, 2020	Sheet 36 of 71	



DP VCCB trace don't less than 30 mil



DP




MICRO-STAR INT'L CO.,LTD


MS-7C81

Size	Document Description	Rev
Custom	DP Connector	10
Date: Monday, April 06, 2020	Sheet 37 of 71	


USB Power



Rear USB Port Power



Front USB Port Power




MICRO-STAR INT'L CO.,LTD


MS-7C81

Size Custom	Document Description USB Power	Rev 10
Date: Monday, April 06, 2020		Sheet 38 of 71

GL850G USB2.0 HUB



Front USB3.1 Gen1





MICRO-STAR INT'L CO.,LTD

MS-7C81

Size Custom	Document Description Front USB30	Re
Date: Monday, April 06, 2020		Sheet 40 of 71



Rear LAN USB3.1 Gen2

i219



Rear LAN1 USB3.1 Gen1

RTL8125B-2.5G





Symbols	Parameter	Min	Typ	Max	Unit	Remark
V_{IN_P05}	Threshold voltage for POSFET pins	1.38	1.6	1.8	V	Use 0.22uF
t_{OC1}	OCF# ready after Suspend/Power Ready			12	ms	Gen2 use
t_{VR}	Rising time for Suspend and normal Power Ready			10	ms	
t_{POWER}	Timing for all normal Power Ready	50			ms	Note 1
	Timing for all normal Power Ready to Power On Reset (when suspend power domains are existed)	10		80	ms	
t_{POWER1}	Timing for all normal Power Ready to Power On Reset (when suspend powers connect to normal power directly)	60		80	ms	

Symbols	Parameter	Min	Typ	Max	Unit	Remark
V_{IN_P05}	Threshold voltage for P05F+ pins	1.38	1.6	1.8	V	Use 0.22uF
t_{OC1}	OC1# ready after Suspend/Power Ready			12	ms	Gen2 use
t_{VR}	Rising time for Suspend and normal Power Ready			10	ms	
t_{POWER}	Timing for all normal Power Ready	50			ms	Note 1
	Timing for all normal Power Ready to Power On Reset (when suspend power domains are existed)	10		80	ms	
t_{POWER1}	Timing for all normal Power Ready to Power On Reset (when suspend powers connect to normal power directly)	60		80	ms	



13 CLK_ASM3241_DP

14 PE20_3241_RXP <<—




Layout Guide:


- 1.) USB3.1 to Connector Total Length < 1.5"
- 2.) VIA hole < 2



M:M31-25L1022-M24 (1M)
S:M31-25X2023-W03 (2M)




ASM3241 1.05v Suspend Power



	3.3V	3.3VSUS	2.5V	1.05V	1.05VSUS	Unit
ASM3241	10	10	400	850	20	mA

	3.3V	3.3VSUS	2.5V	1.05V	1.05VSUS	Unit
ASM3241	10	10	400	850	20	mA




MS-7C81

	Re
--	----

Date: Monday, April 06, 2020 Sheet 42 of 71


3A under S0 mode
1.5A under S3 mode



USB 3.2-Type-C



VCONN OC#






VBUS OC#



TYPE-C


ESD Protection



MS-7C81


Size Custom	Document Description USB TYPEC/A	Rev 10
Date: Monday, April 06, 2020		Sheet 43 of 71

VCONN OC#




Rear USB3.1 Redriver



20200224 Add USB3 re-driver




USB Type-C MUX with Configuration Channel (CC)




TYPE-C




[illegible][illegible]

5VDIMM FOR DDR


9.831A




3VDSW




SIO_3VA



5VDUAL



3VSB



回來驗證EN是否彈太高
For S5-G3 3VSB_EN Ramp ISSUE

MSI			
MICRO-STAR INT'L CO.,LTD			
MS-7C81			
Size Custom	Document Description ACPI	Rev 10	
Date: Monday, April 06, 2020	Sheet 46	of 71	

Timing diagram for SPI SW_SEL signal. The diagram shows the relationship between ATX_5VSB, CHIP_PWGD, SIO_SMRST#, SIO_DPWROK, and VSB_ENABLE# signals and the SPI_SW_SEL signal. SPI_SW_SEL is a purple line that transitions from low to high at approximately 10K/4. The other signals are shown as blue lines with arrows indicating their state transitions. The signals are labeled with their respective pin numbers and signal names.


Signal	Pin	Direction	Signal Name
12,26,62	D28	Input	X S-LRB520S-40T1G
12,26,59	D26	Input	S-LRB520S-40T1G
12,59	D25	Input	X S-LRB520S-40T1G
26,46,58	D27	Input	S-LRB520S-40T1G

```


12 PCH_SPI_CS0# >>>
12 PCH_SPI_CLK >>>
12 PCH_SPI_MISO >>>
12,18 PCH_SPI_MOSI >>>
12,18 PCH_SPI_IQ2 >>>
12,18 PCH_SPI_IQ3 >>>

```









	MICRO-STAR INT'L CO.,LTD		
	MS-7C81		
	Size Custom	Document Description BIOS ROM	Rev 10
	Date: Monday, April 06, 2020		Sheet 47 of 71

OCP: 45A For 10 core 210A Support




```
Vilim = 3.3V * 62KR / (62KR+47KR)
      = 1.877V
Icsp = 0.43uA
OCP = [(62R + 169R) / 169R] * [1.877V / (100 * 0.63mR)] + [(0.43uA * 62R) / 0.63mR]
      = 45A
```







	R1	R2	Thermal Alert#	VR_HOT#	Thermal Alert#/VR_HOT#
	274.32K	8.55K	97℃	115℃	84.35%




MS-7C81

Size Custom	Document Description PWM Solution	Rev 10
Date: Monday, April 06, 2020		Sheet 49 of 71








Current limit: 13A~18A, TYP=15A

1.05V
Icc:11.1A
20200225
For VCCSA transient fail, CHOKE3 change to 0.47uF, add C923.
CHOKE Isat: 22A Irms: 15A



```
SLP_S3# assertion to VCC, VCCGT, VCCIO and
VCCSA rails completely off.

SLP_S3# assertion to VR disabled
max:lus
```



MICRO-STAR INT'L CO.,LTD

MS-7C81

Size	Document Description
Custom	CPU PWR-VCCSA


Date: Monday, April 06, 2020

Re

Sheet 53 of 7

Current limit: 8.1A~12A, TYP=9.8A

```
Irms = Iout * SQRT[(Vout/Vin) * ((Vin-Vout)/Vin)]
      = 6.4 * SQRT[(0.95/12)*((12-0.95)/12)]
      = 1.73A
CHOKE Isat: 5.05A \ Irms: 4.5A
```




MICRO-STAR INT'L CO.,LTD

MS-7C81

Size Custom	Document Description CPU PWR-VCCIO	Rev 10
Date: Monday, April 06, 2020		Sheet 54 of 71

VCCST 1.0V; 0.45A
VCCSTG 1.0V; 0.2A


$$\begin{aligned} \text{Power Loss1} &= (I \cdot I) \cdot R_{ds(on)} \\ &= (0.45 \cdot 0.45) \cdot 0.027 \\ &= 6.4 \cdot 0.022 \\ &= 5.5\text{mW} \\ \text{Power Loss2} &= (I \cdot I) \cdot R_{ds(on)} \\ &= (0.2 \cdot 0.2) \cdot 0.027 \\ &= 1\text{mW} \end{aligned}$$







$$\begin{aligned} \text{Slew Raw} &= 0.42 \cdot 4700\text{p} + 56 \\ &= 2030\text{uS} \end{aligned}$$

A CIN greater than CL is highly recommended.

VCCSTG_EN



VCCST_EN



MICRO-STAR INT'L CO.,LTD

MS-7C81

Size Custom Document Description **CPU PWR-VCCST/PLL**

Date: Monday, April 06, 2020

Sheet 55 of 71

Rev 10

DDR4 Power:1.2V @ 13.67A

3.7A For CPU

9.1A For 4DIMM



0.7A For DDR VTT

0.17A For VCCPLL_OC

OCP = 16.2A~21.2A; Choke Isat=17A~20A

$$I_{ocp} = R_{ocset} * I_{ocset} / R_{dson(LOW)}$$
$$= 8.25K * 10uA / 3.9m$$
$$= 21.2A$$

$$I_{ocp} = R_{ocset} * I_{ocset} / R_{dson(MAX)}$$
$$= 8.25K * 10uA / 5.1m$$
$$= 16.2A$$



MICRO-STAR INT'L CO.,LTD

MS-7C81


Size	Document Description	Rev
Custom	DDR4 Power	10
Date: Monday, April 06, 2020		Sheet 56 of 71

Sheet	57	of	71
-------	----	----	----

PCH_1P05_VSB Power:1.0V,11.8A

OCP = 16.2A~21.2A

$I_{ocp} = R_{ocset} * I_{ocset} / R_{dson}(low)$
 $= 8.25K * 10uA / 3.9m$
 $= 21.2A$
 $I_{ocp} = R_{ocset} * I_{ocset} / R_{dson}(max)$
 $= 8.25K * 10uA / 5.1m$
 $= 16.2A$







1P8_VSB Power:1.8V, 0.082A

OCP = 3.8A

20191127
Change to LPC, unstuff.
1P8_VSB 改 3VSB


20200323
Remove 1P8_VSB

```
for VRM_EN
```




for 5VDIMM and 5VDUAL

```
for S0ix
```




for wake

```
PCH_WAKE#: PCH / M.2 / ASM3241 / RTL8125B
SLOT_WAKE#: PCIe Slot
LANPHY_WAKE#: i219
```



20200221:
Q61、R207、R210、R205 unstuff. 400 update



MICRO-STAR INT'L CO.,LTD


MS-7C81

Size Custom	Document Description POWER SEQUENCE
----------------	---

Date: Monday, April 06, 2020

Sheet 59 of 71


ATX POWER CONNECTOR




```
for s0ix
```

need confirm

Thunderbolt card support



Front Panel LED




MICRO-STAR INT'L CO.,LTD

MS-7C81

Size	Document Description
Custom	ATX Connector/F_Panel

Rev	10
-----	----

LED
MCU



PWM1 for JRGB1
RGB LED STRIPLINE USED

PWM3 for Others
According to demand configuration

PWM2 for JRGB2
RGB LED STRIPLINE USED

PIN1 for JRainbow1


PIN44 for JRAINBOW2

COM1-8 for PWM3
According to demand configuration.
Can configuration COM1-8,
To achieve 8 group Non-synchronized
onboard LED control.

COM9-12 for PWM2
According to demand configuration.
If SPEC. don't have JRGB2,
Can configuration COM9-12,
To achieve 4 group Non-synchronized
onboard LED control.

PS. COM1 is the first action block,
next is COM2, and so on.


Pin15,16 can configure to master
smbus if spec requirement.





IF no JPWRLED1 & JPIPE_LED spec

MCU can powered by 5VDUAL directly.
LED_VCC5 replace with 5VDUAL.




JT1 for FW update



JF1 for Factory test




JRGB1






SM2408N為400系列新料，新製程較便宜，驗證OK將取代SM2306


EZ Debug LED





JRGB2




SM2408N為400系列新料，新製程較便宜，驗證OK將取代SM2306



JRAINBOW1 LED



JRAINBOW2 LED












MICRO-STAR INT'L CO.,LTD

MS-7C81


Size	Document Description	Rev
Custom	JRAINBOW1_2 LED	10
Date: Monday, April 06, 2020	Sheet 63 of 71	

PCH_LED





Return path cap


for VCCSA return path




for DMI signals




For EMC Request



for +12V noise



reserve for GTX1650 VGA card



MICRO-STAR INT'L CO.,LTD

MS-7C81

Size	Custom	Document Description	Rev
		Rear USB3.1 Redriver	10
Date:	Monday, April 06, 2020	Sheet	65 of 71

CPU_H1
CPU
鐵座
CPU_H1
E21-7C71020-L06

BAT1_X1
BAT-BCR2032P

PCB1
7C81-10
PD0-07C8110-E48

Heat Sink

N_MOS_HS1
MEC1
MEC2
N_MOS_HS1
E31-0506570-A87


W_MOS_HS1
MEC1
MEC2
HS-0506680-RH
E31-0506680-A87

PCH_HS1
MEC1
MEC2
HS-0410480-RH
E31-0410480-A87


M2_HS1
MEC1
MEC2
M2_HEATSINK
E31-0002510-A87

I/O_SHD1
MEC1
MEC2
I/O_SHIELDING
E21-07C81010-A91

Mounting Holes



Simulation



Optical Fiducial Marks-120

